

Compal Confidential

QML70 Schematics Document

AMD Comal

APU Trinity / Hudson M3 / Thames XT M2
UMA Only / PX Muxless with BACO

2011-10-17

LA-8371P REV: 0.2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size B	Document Number
				QML70 LA-8371P	
Date: Wednesday, October 19, 2011				Sheet 1 of 53	Rev 0.2

Compal Confidential

Model Name : QML70



VRAM 2G/1G
128M x16 x 8 /
64M x 16 x 8

page 24, 25
DDR3

Thermal Sensor
ADM1032
page 19

ATI Thames XT M2
uFCBGA-962

+1.0VSG, +1.5VSG, +1.8VSG,
+3VSG, +VGA_CORE, +VDDCI

Page 18~25

GFX x 16 Gen2

DP x4 (DP0 TXP/N0 ~ 3)

APU HDMI
(UMA / Muxless)

DP x2 (DP2 TXP/N0 ~ 1)

HDMI Conn.
page 29

LVDS Conn.
page 28

LVDS

LVDS Translator
RTD2136S-VE-CG
page 27

CRT Conn.
page 28

FCH CRT (VGA DAC)

GPP1

GPP2

LAN(GbE)
RTL8111F-CGT
page 30

RJ45
page 30

MINI Card 1
WLAN w/ BT
page 33

LED
page 39

RTC CKT.
page 13

DC/DC
Interface CKT.
page 39

VGA DC/DC
Interface CKT.
page 26

Power Circuit
page 10~50

Comal

AMD FS1r2 APU
Trinity
uPGA-722 Package

+APU_CORE, +APU_CORE_NB,
+1.5V, +1.2VS, +2.5VS

Page 6~10

P_GPP x 2
GEN1

DP x4 (DP1 TXP/N0 ~ 3)

UMI

Memory BUS(DDR3)
Dual Channel
1.5V DDRIII 800~1333MHz

204pin DDRIII-SO-DIMM X2
BANK 0, 1, 2, 3
Page 11, 12

USB 2.0 + 3.0
page 35

USB 2.0 + 3.0
page 35

USB2.0
page 30

USB2.0
page 30

CMOS
Camera
page 28

Mini Card
(with BT)
page 33

USB
3.3V 48MHz

USB3.0 Port 0
USB2.0 Port 10

USB3.0 Port 1
USB2.0 Port 11

USB2.0 Port 0

USB2.0 Port 1

USB2.0 Port 2

USB2.0 Port 3

HD Audio 3.3V 24.576MHz/48MHz

USB2.0 Port 4

SATA Gen2

port 0
SATA HDD1
Conn.
page 34

port 1
SATA HDD2
Conn.
page 34

port 2
ODD
Conn.
page 34

HDA Codec
ALC269Q-VB5-GR
page 31

Card Reader
RTS5137-GR
page 32

FCH
Hudson-M3
uFCBGA-656

+3V_PCH, +1.1VALW, +1.1VS

Page 13~17

LPC BUS

SPI ROM
4MB
page 15

ENE KB9012
page 37


SPI ROM
128KB
(Reserve)
page 37

Touch Pad
page 38


Int.KBD
page 38

Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2011/07/29		Deciphered Date		2012/07/29			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title					
				Block Diagrams					
				Size B		Document Number		Rev 0	
						QML70 LA-8371P			
				Date: Wednesday, October 19, 2011		Sheet 2 of 53			

CLOCK DISTRIBUTION



DISPLAY DISTRIBUTION



Security Classification	Compal Secret Data			Title	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	CLOCK / DISPLAY DISTRIBUTION	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number QML70 LA-8371P
Date: Wednesday, October 19, 2011				Sheet	3 of 53
				Rev	0.2

Voltage Rails

Power Plane	Description	S1	S3	S4/S5	Deep S3
VIN	Adapter power supply (19V)	N/A	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU	ON	OFF	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF	ON
+1.0VSG	1.0V switched power rail for VGA	ON	OFF	OFF	OFF
+1.1VALW	1.1V switched power rail for FCH	ON	ON	ON*	OFF
+3V_PCH	3.3V switched power rail for FCH	ON	ON	ON*	OFF
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF	OFF
+3VSG	1.8V switched power rail	ON	OFF	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF	ON
+1.5VS	1.5V switched power rail	ON	OFF	OFF	OFF
+1.8VSG	1.8V switched power rail	ON	OFF	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*	ON
+LAN_IO	3.3V power rail for LAN	ON	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*	ON
+5VS	5V switched power rail	ON	OFF	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*	ON
+RTCVCC	RTC power	ON	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

x = 1 is read cmd, x= 0 is write cmd.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032	1001 101X b	9AH
			AMD Thames XT M2	1000 001X b	82H
			AMD FS1r2 (APU)	1001 1000 b	98H
			RTD2132S (TL)	1010 1000 b	A8H

FCH SM Bus 0 address

FCH SM Bus 1 address

Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1101 000X b	D0			
DDR DIMM2	1101 001X b	D2			

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF

BTO Option Table

BOM Structure	BTO Item
PX@	Use VGA (Mux)
X76@	VRAM ID Table
AI	Use AI Charger
nonAI@	Do not use AI Charger
CARD@	Use Card Reader IC
nonCARD@	do not use Card Reader IC
X76L01@	Use Hynix GDDR3 1GB VRAM
X76L02@	Use Hynix GDDR3 2GB VRAM
X76L03@	Use Samsung GDDR3 1GB VRAM
X76L04@	Use Samsung GDDR3 2GB VRAM
930@	Use EC KB930
9012@	Use EC KB9012

Board ID Table for AD channel


Vcc	3.3V +/- 5%			
Ra / Rc	100K +/- 5%			
Board ID	Rb / Rd	VAD_BID min	VAD_BID typ	VAD_BID max
0	0 +/- 5%	0 V	0 V	0.155 V
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V

18 PCIE_CRX_GTX_P[0..15]

18 PCIE_CRX_GTX_N[0..15]

PCIE_CTX_GRX_P[0..15] 18

PCIE_CTX_GRX_N[0..15] 18



LAN



WLAN

PCIE_CTX_C_DRX_P1 30


PCIE_CTX_C_DRX_N1 30

PCIE_CTX_C_DRX_P2 33

PCIE_CTX_C_DRX_N2 33





CONN@ LOTES_ACA-ZIF-109-P12-A FS1R2




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	QML70 LA-8371P
				Date	Wednesday, October 19, 2011
				Sheet	6 of 53
				Rev	0.2


WWW.AliSaler.Com




EVENT# pull high




0.75V reference voltage



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FS1r2 DDRIII Memory I/F	
Size	Document Number	QML70 LA-8371P		Rev	
Custom		Wednesday, October 19, 2011		7 of 53	
Date					



Power Name	Consumption
VDD +CPU_CORE	60A
VDDNB +CPU_CORE_NB	29A
VDDIO +1.5V	3.2A
VDDP / VDDR +1.2VS	5A / 3.5A
VDDA +2.5VS	0.5A




Demo Board Capacitor

APU_CORE	CORE_NB	CORE_NB_CAP
22uF x 7	22uF x 2	22uF x 2
0.22uF x 2	10uF x 1	
0.01uF x 3	0.22uF x 2	
180pF x 2	180pF x 3	
VDDP	VDDR	VDDA
22uF x 1	10uF x 3	4.7uF x 1
10uF x 3	0.22uF x 2	0.22uF x 1
0.22uF x 2	1nF x 1	3.3nF x 1
180pF x 2	180pF x 2	
1nF x 1		


Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/07/29		Deciphered Date		2012/07/29		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						FS1r2 PWR/GND					
						Size		Document Number		Rev	
								QML70 LA-8371P		0.2	
						Date:		Wednesday, October 19, 2011		Sheet 9 of 53	

HPD


CRT HPD
From FCH




Translator HPD
From Translator




HDMI HPD
From HDMI Conn




Panel PWM



Panel ENBKL






The top diagram shows a 16-bit DAC with 16 channels. Each channel consists of a 0.1uF capacitor (C115 to C124) and a 16V4Z diode. The bottom diagram shows a 16-bit DAC with 16 channels. Each channel consists of a 0.1uF capacitor (C126 to C128) and a 16V4Z diode. A 4.7uF capacitor (C125) and a 6.3V6K diode are also shown.





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title DDRIII SO-DIMM 1			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	QML70 LA-8371P	0.2	
				Date:	Wednesday, October 19, 2011	Sheet	11 of 53



DDRB_SDQ[0.63] DDRB_SDQ[0.63] 7
 DDRB_SDM[0.7] DDRB_SDM[0.7] 7
 DDRB_SMA[0.15] DDRB_SMA[0.15] 7


Place near DIMM2




DIMM_B STD H:5.2mm

<Address: 01>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDRIII SO-DIMM 2	
				Size Custom	Rev 0.2
				QML70 LA-8371P	
				Date: Wednesday, October 19, 2011	Sheet 12 of 53




PCIE_RST2 : Reset PCIE device on Hudson2



STRAP PINS


	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM	S5 PLUS MODE ENABLED




DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




If support ML DAC power down when no VGA plug



VGA_PD: Support MLDAC power save if not connect
0: MLDAC power on
1: MLDAC power off

Check VGA_PD states
14 VGA_PD

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/07/29		Deciphered Date		2012/07/29		Title			
								Hudson-M2/M3-STRAP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number	Rev	
								Custord	QML70 LA-8371P	0.2	
								Date:	Wednesday, October 19, 2011	Sheet	16 of 53



6 PCIE_CTX_GRX_P[15..0]
6 PCIE_CTX_GRX_N[15..0]


PCIE_CTX_GRX_P[15..0]
PCIE_CTX_GRX_N[15..0]

U7A

PCIE_CRX_GTX_P[15..0]
PCIE_CRX_GTX_N[15..0]


PCIE_CRX_GTX_P[15..0] 6
PCIE_CRX_GTX_N[15..0] 6

LVDS Interface



THAMES XT M2 FCBGA 962P

PX@



13 CLK_PEG_VGA
13 CLK_PEG_VGA#

CLK_PEG_VGA
CLK_PEG_VGA#

CLOCK

PCIE_REFCLKP
PCIE_REFCLKN

CALIBRATION

PCIE_CALRP
PCIE_CALRN

THAMES XT M2 FCBGA 962P


PX@

13,14 PE_GPIO0


R556 2 PX@ 1 0_0402_5% 2
13,30,33 PLT_RST#

Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2011/07/29		Deciphered Date		2012/07/29		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								ATI_Thames XT_M2_PCIE/LVDS		
								Size	Document Number	Rev
								B	QML70 LA-8371P	0.2
								Date:	Wednesday, October 19, 2011	Sheet

Power Sequence of Whistler and Seymour



For PX sequence, >2mS delay is required between PE_GPIO1 and VGA_PWR_ON






VGA Muxless with BACO Status Mapping table


	Normal mode	BACO mode
PX_EN	0	1
1.5_VDDC_PWREN	1	0
VDDC_EN	1	0
1.0_EN	0	1
+3.3VSG	ON	ON
+1.8VSG	ON	ON
+1.0VSG	ON	ON
+VGA_CORE	ON	OFF
+1.5VSG	ON	OFF
+BIF_VDDC	+VGA_CORE	+1.0VSG


VGA Power Enable Signal Mapping table

VGA_PWR_ON source signal	Whistler
+3.3VSG	VGA_ON
+1.8VSG	SUSP#
+1.0VSG	VGA_PWR_ON
+VDDCI	Combine with +VGA_CORE
+VGA_CORE	1.5_VDDC_PWREN
+1.5VSG	1.5_VDDC_PWREN













+1.5V to +1.5VSG (5.2A)

+3VS to +3VSG (60mA)








Security Classification		Compal Secret Data		Compal Electronics, Inc. PCH (2/8) PCIE, SMBUS, CLK	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Document Number	
				Rev	0.2
				Date:	Wednesday, 09/10/2011
				Sheet	26 of 53

CRT









LCD POWER CIRCUIT






HDMI












Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/07/29		Deciphered Date		2012/07/29		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						P25-HD CODEC ALC259					
						Size		Document Number		Rev	
						Custom		QML70 LA-8371P		0.2	
						Date:		Wednesday, October 19, 2011		Sheet 31 of 53	


Card Reader RTS5137
(only SD/MMC/MS function)



Card Reader Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	P26-RTS5137 Media Card Controller				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.11			
				Custom	QML70 LA-8371P				
				Date:	Wednesday, October 19, 2011	Sheet	32	of	53




**Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.**

LPC_FRAME# R	R599	1	2	0.0402 5%	LPC_FRAME#	LPC_FRAME#	13,37
LPC_AD3 R	R600	1	2	0.0402 5%	LPC_AD3	LPC_AD3	13,37
LPC_AD2 R	R601	1	2	0.0402 5%	LPC_AD2	LPC_AD2	13,37
LPC_AD1 R	R602	1	2	0.0402 5%	LPC_AD1	LPC_AD1	13,37
LPC_AD0 R	R603	1	2	0.0402 5%	LPC_AD0	LPC_AD0	13,37
PLT_RST# R	R604	1	2	0.0402 5%	PLT_RST#	PLT_RST#	13,18,30
CLK_PCI_DB R	R605	1	2	0.0402 5%	CLK_PCI_DB	CLK_PCI_DB	13




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	WLAN/ WWAN/ m-SATA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number QML70 LA-8371P
				Date: Wednesday, October 19, 2011	Sheet 33 of 53



HDD-SATA Redriver





HDD-SATA Redriver




SATA HDD BTB Conn.





ODD-SATA Redriver




SATA ODD Conn.







charger port: left side & near user





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				Customer	
				Date	
				Sheet	
				Rev	











INT_KBD Conn.





Touch/B Connector



Lid Switch (Hall Effect Switch)




LED




ESD

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	KB/EC ROM/TP/FUN/LED
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.2
				Date	Wednesday, October 19, 2011
				Sheet	38 of 53


+5VALW TO +5VS (5.35A)





+1.1VALW TO +1.1VS (4A)





+3VALW TO +3VS (3A)




+1.5V TO +1.5VS (0.5A)





Instant On +3VALW TO +3V_FCH (1A)



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/07/29				Deciphered Date			
2011/07/29				2012/07/29				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B				Document Number			
				QML70 LA-8371P				Rev			
				Date: Wednesday, October 19, 2011				Sheet 39 of 53			






The diagram shows a component labeled SUYIN_200275MR009G186ZL with a package footprint. The component has 11 pins. Pin 1 is labeled @PJP2. Pins 2 through 9 are labeled 1 through 9. Pins 10 and 11 are labeled GND and GND. The component is connected to a network of nodes including EC_SMCA, EC_SMDA, TS_A, and a common ground node.



For KB9012 --> Remove all 51_ON# circuit


WWW.AliSaler.Com


```
CPU thermal protection at 90 degree C
Recovery at 50 degree C
```



Change RTC For Cost Down
SP07000H700

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	PWR-DCIN / BATT CONN / OTP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				QML70 LA-8371P			6.2
				Date:	Wednesday, October 19, 2011	Sheet	40 of 53







For KB930 --> Keep PR319, Remove PR322
 For KB9012 (Red square) --> Remove PR319
 Keep PR322

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/07/29	Deciphered Date	2012/07/29	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					PWR-3.3VALWP/SVALWP		
					Size	Document Number	Rev
					Custor	QML70 LA-837IP	0.01
Date:		Wednesday, October 19, 2011		Sheet	42	of 51	


20,26,49 VGA_PWR_ON




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/07/29	Deciphered Date		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					QML70 LA-8371P	0.01
				Date:	Wednesday, October 19, 2011	Sheet 43 of 51






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.5VP / +0.75VSP	
Size	Document Number	Rev		0.01	
Custom	QML70 LA-8371P				
Date:	Wednesday, October 19, 2011	Sheet	44	of	51




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/07/29		Title	
		Deciphered Date		+1.2VSP/+2.5VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		Date		Rev	
		Wednesday, October 19, 2011		QML70 LA-8371P	
		Sheet		46 of 51	
				0.01	





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/07/29	Deciphered Date		Title PROCESSOR DECOUPLING		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size A3	Document Number QML70 LA-8371P	Rev 0.0
Date: Wednesday, October 19, 2011				Sheet 48	of 51	




Rtrip = 73.2K, OCP = 34.42A
Rrf = 470K, FSW = 290KHz

For Whistler (Thames)
1/2Delta I=4.05A
Vtrip=36.5K*10uA=0.365V
Iocpmin=0.365V/(8*1.6m)+1/2Delta I=28.51A+4.05A
=32.56A

	Thames
GPU_VID0	Core Voltage Level
1	0.9V
0	1.0V

VGA_PCIE	1.0V	1.1 V
PR924	4.53K	3K



Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Size	Document Number	Rev	0.01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				QML70 LA-8371P			
				Wednesday, October 19, 2011			
				Sheet 49 of 51			

WWW.AliSaler.Com

Security Classification		Compal Secret Data		<div>Compal Electronics, Inc.</div>		
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title Power PIR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	QML70 LA-8371P	0
				Date:	Wednesday, October 19, 2011	Sheet

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		Base on GPU Reference schematic	0.02	22	Reserve pull-up / pull-down resistor 100ohm on GCORE_SEN	08/30	SR
2			0.02	15	Modify Netname of SPI signal of U5	08/30	SR
3			0.02	26	Change Q91.2 from 1.5_VDDC_PWREN# to 1.5VSG_PWREN#	08/30	SR
4		These components are for VGA	0.02	26	Change BOM Structure of R349, R350, R354, R355, Q95, Q96 to PX0	08/30	SR
5		Base on AMD Comal CRB	0.02	8	Change pull-up voltage of APU_RST#, APU_PWRGD, APU_SVT, APU_SVC, APU_SVD, ALERT_L, ALLOW_STOP from +1.5V to +1.5VS	08/30	SR
6		For EMI request	0.02	15	Reserve R559, R561, C624, C625 @ FCH_SDCLK / FCH_SDWP	08/30	SR
7			0.02	36	Remove USB3.0 Host contorller circuit	09/01	SR
8			0.02	17	Remove componets of HUDSON_M2	09/01	SR
9		Set PCIE FULL TX OUTPUT SWING to High (Full Swing)	0.02	19	Modify GPU Straps: GPU_GPIO0 pull-high	09/01	SR
10			0.02	23	Reserve pull-high and pull-down resistor of MAA14/MBB14	09/01	SR
11		Base on Thames M2 datasheet	0.02	21	Modify U7.U13, U7.14 to NC	09/01	SR
12			0.02	19	Add THM_ALERT# to from U7.AG30 (GPU_THERMAL INT) to U34.6 (ADM1032) Add GPU_CTF from U7.AM17 (GPU_CTF) to U72.97 (EC)	09/02	SR
13			0.02	31	Reserve Analog microphone circuit	09/02	SR
14			0.02	9, 39, 45	Change contorl singal of 1.1VALWP from SPOK to FCH_1.1PWR_EN Change +1.1V_FCH to +1.1VALW	09/02	SR
15			0.02	15, 37	Connect U72.92 (EC) to U2.V1 (FCH)for SYS ROM Write Protect	09/02	SR
16			0.02	35	Co-lay AI Charger	09/02	SR
17			0.03	31	Modify Analog Microhpone circuit base on Vendor suggestion	09/05	SR
18			0.03	22	Add decoupling cap. base on GPU check list	09/06	SR
19			0.03	17	Change decoupling cap. base on FCH check list	09/06	SR
20			0.03	27	Change LVDS translator to RTD2136	09/06	SR
21			0.03	28	Add pull-up resistor R129, R132 (2.2K) of FCH_CRT_DDC_SDA / SCL	09/06	SR
22			0.03	13	Change R99 to 22ohm (CLK_SD_48M)	09/07	SR
23			0.03	14	Pull-down PEG_CLKREQ#	09/08	SR
24			0.03	37	Change Board ID, R398: 0ohm	09/08	SR
25			0.03	34	Change Power source of ODD from +5VS to +5VALW	09/09	SR
26			0.03	33	Change Power source of WLAN from +3VALW to +3VS	09/09	SR
27			0.03	32	Add power source for none Card Reader IC solution	09/09	SR

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
				HW-PIR1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.2
				Document Number	QML70 LA-8371P
				Date:	Wednesday, October 19, 2011
				Sheet	51 of 53

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Blue Screen after install VGA Driver		0.2	15	Change U5 power from +3V_PCH to +3V_FCH	10/11	SR2
2			0.2	15	Change GBE_MDIO pull-up voltage from +3VALW to +3V_FCH	10/11	SR2
3			0.2	25	SWAP QSB7 and QSB#7	10/11	SR2
4			0.2	32	Delete Net SDCD, SDWP# that connect to EC Add MOSFET inverter of SDWP#	10/11	SR2
5			0.2	8	Un-mount pull-high resistor of APU_SVT, APU_SVC, APU_SVD	10/11	SR2
6			0.2	28	Follow QCL70 pin define	10/11	SR2
7			0.2	38	Modify Touch Pad pin define	10/11	SR2
8		For voltage leakage	0.2	8	Change pull-high voltage of APU_PROCHOT#, APU_THERMTRIP#, APU_SVT, APU_SVC, APU_SVD, ALERT_L, ALLOW_STOP, APU_RST#, APU_PWRGD, APU_SIC, APU_SID	10/11	SR2
9		Base on AMD recommend	0.2	24, 25	Change R299, R300, R309, R310, R319, R320, R325, R326 from 56ohm to 40.2ohm	10/11	SR2
10			0.2	37	Change Board ID to "1" for SR2	10/13	SR2
11			0.2	22	Seperate VDDC and VDDCI of VGA	10/14	SR2
12			0.2	23	Reserve R611, R612 for MAA14, MAB14	10/14	SR2
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	2012/07/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW-PIR2	
				Size	Document Number
				Custom	QML70 LA-8371P
				Date:	Wednesday, October 19, 2011
				Sheet	52 of 53
				Rev	0.2